August 1986 Revised March 2000

FAIRCHILD

SEMICONDUCTOR

DM74LS194A 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load

Shift right (in the direction Q_A toward Q_D)

Shift left (in the direction Q_D toward Q_A)

Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is HIGH and S1 is LOW. Serial data for this mode is entered at the shift-right data input. When S0 is LOW and S1 is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

Ordering Code:

Order Number	Package Number	Package Description					
DM74LS194AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow					
DM74LS194AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

Features

Parallel inputs and outputs

Synchronous parallel load

Positive edge-triggered clocking

Four operating modes:

Right shift

Do nothing

Direct overriding clear

Left shift

Connection Diagram



DM74LS194A

Function Table

Inputs								Outputs					
Clear Mode		de	Cleak	Serial		Parallel				٥.	0-	0.	0-
Slear	S1	S0	CIOCK	Left	Right	Α	В	С	D	M∾	×Β	∽C	⊲D
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
Н	Х	Х	L	х	Х	х	Х	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	н	н	\uparrow	х	Х	а	b	с	d	а	b	C	d
Н	L	н	\uparrow	х	Н	х	Х	Х	Х	н	Q _{An}	Q _{Bn}	Q _{Cn}
Н	L	н	\uparrow	х	L	Х	Х	Х	Х	L	Q _{An}	Q _{Bn}	Q _{Cn}
Н	н	L	\uparrow	н	Х	х	Х	Х	Х	Q _{Bn}	Q _{Cn}	Q_Dn	н
Н	н	L	\uparrow	L	Х	Х	Х	Х	Х	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
Н	L	L	Х	Х	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}

$$\begin{split} H &= HIGH \, Level \, (steady state) \\ L &= LOW \, Level \, (steady state) \\ X &= Don't Care \, (any input, including transitions) \\ \uparrow &= Transition \, from \, LOW-to-HIGH \, level \\ a, b, c, d &= The \, level \, of \, steady \, state \, input \, at \, input \, A, B, C \, or \, D, \, respectively. \\ Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} &= The \, level \, of \, Q_A, Q_B, Q_C, \, or \, Q_D, \, respectively, \, before the indicated steady state input conditions were established. \\ Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} &= The \, level \, of \, Q_A, Q_B, Q_C, \, respectively, before the most-recent <math display="inline">\uparrow$$
 transition of the clock. \end{split}



www.fairchildsemi.com